

PRODUCT/PROCESS CHANGE NOTIFICATION

PCN MMS-MMY/13/8202 Dated 05 Nov 2013

M93C46, M93C56, M93C66, M93C76, M93C86 MICROWIRE serial access EEPROM / Industrial grade Redesign and upgrade to CMOSF8H

Table 1. Change Implementation Schedule

| Forecasted implementation date for change | 29-Oct-2013 | |
|---|-------------|--|
| Forecasted availability date of samples for customer | 29-Oct-2013 | |
| Forecasted date for STMicroelectronics change Qualification Plan results availability | 25-Nov-2013 | |
| Estimated date of changed product first shipment | 04-Feb-2014 | |

Table 2. Change Identification

| Product Identification (Product Family/Commercial Product) | M93C46, 56, 66, 76, 86 prod. families/Indus. grade | | |
|---|---|--|--|
| Type of change | Waferfab technology change | | |
| Reason for change | Line up to state-of-the-art of process | | |
| Description of the change | Redesign and upgrade to the new CMOSF8H Process technology. | | |
| Change Product Identification | Process Technology "K" for SO8N | | |
| Manufacturing Location(s) | | | |

Table 3. List of Attachments

| Customer Part numbers list | |
|----------------------------|--|
| Qualification Plan results | |

| Customer Acknowledgement of Receipt | PCN MMS-MMY/13/8202 |
|---|---------------------|
| Please sign and return to STMicroelectronics Sales Office | Dated 05 Nov 2013 |
| Qualification Plan Denied | Name: |
| Qualification Plan Approved | Title: |
| | Company: |
| 🗖 Change Denied | Date: |
| Change Approved | Signature: |
| Remark | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |

| Name | Function |
|-------------------|-------------------|
| Leduc, Hubert | Marketing Manager |
| Rodrigues, Benoit | Product Manager |
| Pavano, Rita | Q.A. Manager |

DOCUMENT APPROVAL



What is the change?

The **M93C46**, **M93C56**, **M93C66**, **M93C76** & **M93C86**, 1-Kbit, 2-Kbit, 4-Kbit, 8-Kbit and 16-Kbit MICROWIRE serial access EEPROM product families for industrial grade, currently produced using the CMOSF6SP 36% process technology at ST Ang Mo Kio (Singapore) 6" or at GLOBALFOUNDRIES (Singapore) 8" wafer diffusion plants, have been **redesigned** and will be **upgraded** to the **CMOSF8H** process technology at **ST Rousset** (France) 8" wafer diffusion plant.

This upgraded version in CMOSF8H allows offering:

- Write cycles up to 4 millions

-

- Data retention up to 200 years

The new M93C46, M93C56, M93C66, M93C76 and M93C86 in CMOSF8H version are functionally compatible with the current CMOSF6SP 36% version as per common datasheet rev. 13 – April 2013, attached.

These new M93C46, M93C56, M93C66, M93C76 and M93C86 are described in a common datasheet for M93**C**xx with following differences versus previous common datasheet:

- DC characteristic: Icc1 standby supply current:
 - Max 1 μA at V_{cc} = 1.8 V (was 2 μA for previous version)
 - Max 2 μ A at V_{cc} = 2.5 V (was 5 μ A for previous version)
- <u>DC characteristic:</u> f_c lock frequency:
 Max 2 MHz for V_{cc} = 1.8 V (was 1 MHZ for previous version)

Concurrent to this change, the new M93C46, M93C56, M93C66, M93C76 and M93C86 in CMOSF8H will be assembled with 0.8 mil Copper wire when packaged in SO8N or in UFDFPN8 (MLP8).

Why?

The strategy of STMicroelectronics Memory Division is to support our customers on a long-term basis. In line with this commitment, the qualification of the M93C46, M93C56, M93C66, M93C76 and M93C86 in the new CMOSF8H process technology will increase the production capacity throughput and consequently improve the service to our customers.

When?

The production of the upgraded new M93C46, M93C56, M93C66, M93C76 and M93C86 with the new CMOSF8H will ramp up from November 2013 and shipments can start from end of January 2014 onward (or earlier upon customer approval).

How will the change be qualified?

The new version of the new M93C46, M93C56, M93C66, M93C76 and M93C86 in CMOSF8H in CMOSF8H will be qualified using the standard ST Microelectronics Corporate Procedures for Quality & Reliability.

Qualification Plan QPMMY1313 is included inside this document. Following **Qualification Reports** will be available Week 48 / 2013. :

- QRMMY1320 for M93C46
- QRMMY1319 for M93C56
- QRMMY1318 for M93C66
- QRMMY1317 for M93C76
- QRMMY1313 for M93C86

What is the impact of the change?

- Form: Marking change (see Device marking paragraph)
- Fit: No change

_

- Function:
 - Change on DC characteristic Icc1 standby supply current
 - Change on AC characteristic fc Clock frequency for 1.8 V

How can the change be seen?

- BOX LABEL MARKING

On the BOX LABEL MARKING, the difference is visible inside the **Finished Good Part Number**: the **process technology** identifier is "K" for the **upgraded version** in **CMOSF8H**, this identifier being "G" or "S" for the current version in CMOSF6SP 36%.

→ Example for M93C46-WMN6TP

| nics | Manufactured under patents or patents pendingCountry Of Origin: XXXXPb-free2 nd Level InterconnectMSL: 1NOT MOISTURE SENSITIVE |
|--------------------|---|
| ō | PBT: 260 °C Category: e4 ECOPACK2/ROHS |
| ctro | TYPE: M93C46-WMN6TP M93C46-WMN6TPK X |
| ele | Total Qty: 2500 Process Technology: Mask revision and/or Wafer diffusion plant "K" for CMOSF8H Assembly and Test & Finishing plants |
| õ | Trace Codes PPYWWLLL WX TF |
| 5 | Marking 93C46WP |
| STMicroelectronics | Bulk ID X0X00XX0000 IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII |


How can the change be seen?

- DEVICE MARKING


For the **SO8N** package, the difference is visible inside the trace code (*PYWWT*) where the last digit is "**K**" for the **upgraded version** in **CMOSF8H**, this digit being "G", "S" or "Q" for current versions.

| | Upgraded CMOSF8H (ST Rousset) | Current CMOSF6SP 36% (ST Ang Mo Kio or GLOBALFOUNDRIES) | |
|--|-------------------------------------|---|--|
| SO8N Example: M93C46-WMN6TP | 93C46WP | 93C46WP | |

For the **TSSOP8** package, the difference is visible inside the product name where the last digit is "**K**" for the **upgraded version** in **CMOSF8H**, this digit being "P" for current version.



For the **UFDFPN8** package, the difference is visible inside the product name: **upgraded version** in **CMOSF8H** is **C6RK**, current version is C66R.



Appendix A- Product Change Information

| Product family / Commercial products: | M93C46, M93C56, M93C66, M93C76, M93C86 | |
|--|--|--|
| | products families / Industrial grade | |
| Customer(s): | All | |
| Type of change: | Wafer fab process technology change | |
| Reason for the change: | Line up to state-of-the-art of process | |
| Description of the change: | Redesign and upgrade to the new CMOSF8H Process technology. | |
| Forecast date of the change: (Notification to customer) | Week 44 / 2013 | |
| Forecast date of | | |
| Qualification samples availability for | | |
| customer(s): | See details in APPENDIX B | |
| Qualification Report availability: | The Qualification Plan QPMMY1313 is | |
| | included inside this document. | |
| | Qualification Reports will be available Wee 48 / 2013 | |
| Marking to identify the changed product: | Process Technology identifier "K" for CMOSF8H for SO8N. | |
| Description of the qualification program: | Standard ST Microelectronics Corporate Procedures for Quality and Reliability | |
| Product Line(s) and/or Part Number(s): | See Appendix B | |
| Manufacturing location: | Rousset 8 inch wafer fab | |
| Estimated date of first shipment: | Week 05 / 2014 | |
| | • | |

Appendix B: Concerned Commercial Part Numbers:

| Commercial Part Numbers | Package | Samples availability |
|----------------------------|---------|--------------------------------|
| M93C46-WDW6TP | TSSOP8 | Available |
| M93C46-WMN6P | SO8N | No sample for tube delivery |
| M93C46-WMN6TP | SO8N | Available |
| M93C56-RDW6TP | TSSOP8 | Week 50 |
| M93C56-RMN6P | SO8N | No sample for tube delivery |
| M93C56-RMN6TP | SO8N | Week 50 |
| M93C56-WDW6TP | TSSOP8 | Week 47 |
| M93C56-WMN6P | SO8N | No sample for tube delivery |
| M93C56-WMN6TP | SO8N | Week 47 |
| M93C66-RMC6TG | UFDFPN8 | Week 48 |
| M93C66-WDW6TP | TSSOP8 | Available |
| M93C66-WMN6P | SO8N | No sample for tube delivery |
| M93C66-WMN6TP | SO8N | Week 47 |
| M93C76-WMN6TP | SO8N | Week 47 |
| M93C86-WDW6TP | TSSOP8 | Week 47 |
| M93C86-WMN6P | SO8N | No sample for tube delivery |
| M93C86-WMN6TP | SO8N | Week 47 |

Appendix C: Qualification Reports:

See following pages

M93Cxx Redesign and Upgrade to the CMOSF8H process technology Qualification Plan QPMMY1313 (2/4)

• The product vehicles used for the die qualification are presented in *Table 1*.

| Product | Silicon process technology | Wafer fabrication location | Package description | Assembly plant location |
|---------|-------------------------------|-------------------------------|---------------------|---------------------------------|
| M93Cxx | CMOSF8H | ST Rousset 8" | CDIP8 | Engineering assy ⁽¹⁾ |

Note (1) : CDIP8 is a engineering ceramic package used only for die-oriented reliability trials.

• The package qualifications were mainly obtained by similarity. The product vehicle used for package qualification is presented in *Table 2*.

| Product | Silicon process technology | Wafer fabrication location | Package description | Assembly plant location |
|------------|-------------------------------|-------------------------------|-------------------------------|-------------------------------|
| | | SO8N | ST Shenzhen / Subcon Amkor | |
| M95160 (1) | 195160 (1) CMOSF8H | ST Rousset 8" | TSSOP8 | ST Shenzhen / Subcon Amkor |
| | | | UFDFPN8 (MLP8) 2 x 3 mm | ST Calamba / Subcon Amkor |

Table 2. Product vehicles used for package qualification

Note (1) : Similar memory array using the same silicon process technology in the same diffusion fab. Package qualification results of M95160 are applicable to M93Cxx.



ST Restricted

M93Cxx Redesign and Upgrade to the CMOSF8H process technology Qualification Plan QPMMY1313 (3/4)

• The reliability test plan related to the new M93Cxx is presented as follows :

| | Test short description | | | | | | |
|------|--------------------------------|--|----------------------|----------------|-----------------------------|------------------------|--|
| Test | Method | Conditions | Sample size / lot | No. of lots | Duration | Acceptance Criteria | |
| | High temperatur | e operating life after endurance | | | | | |
| FDD | AEC-Q100-005 | 400 000 E/W cycles at 150 °C then: HTOL 150 °C, 6v | 80 | 3 | 1008 hrs | 0/80 | |
| EDR | Data retention a | fter endurance | | | | | |
| | AEC-Q100-005 | 400 000 E/W cycles at 150 °C then: HTSL 150 °C | 80 | 3 | 1008 hrs | 0/80 | |
| | Low temperature operating life | | | | | | |
| LTOL | JESD22-A108 | -40 °C, 6v | 80 | 3 | 1008 hrs | 0/80 | |
| HTSL | High temperature storage life | | | | | | |
| HISL | JESD22-A103 | Retention bake at 200 °C | 80 | 3 | 1008 hrs | 0/80 | |
| WEB | Program/erase e | endurance cycling + bake | | | | | |
| | Internal spec. | 5 million cycles at 25 °C then: retention bake at 200 °C / 48 hrs | 80 | 3 | 5 million cycles / 48hrs | 0/80 | |





M93Cxx Redesign and Upgrade to the CMOSF8H process technology Qualification Plan QPMMY1313 (4/4)

| | Test short description | | | | | | |
|------|--|--|----|----------|------------------------|-----------------------|--|
| Test | Method | Method Conditions Sample size / lot No. of lots Duration | | Duration | Acceptance Criteria | | |
| ESD | Electrostatic dis | charge (human body model) | | | | | |
| HBM | AEC-Q100-002 JESD22-A114 | C = 100 pF, R = 1500 Ohms | 27 | 3 | N/A | PASS 4000 V | |
| ESD | Electrostatic dis | charge (machine model) | | | | | |
| MM | AEC-Q100-003 JESD22-A115 | C = 200 pF, R = 0 Ohms | 12 | 3 | N/A | PASS 400 V | |
| ESD | Electrostatic discharge (charge device model) | | | | | | |
| CDM | AEC-Q100–011 JESD22-C101 | Field induced charging method | 18 | 3 (1) | N/A | PASS 1500V | |
| | Latch-up (current injection and over-voltage stress) | | | | | | |
| LU | AEC-Q100-004 JESD78B | At maximum operating temperature (150 °C) | 6 | 3 | N/A | Class II – Level A | |

Note (1) : ESD CDM will be performed on 1 lot by package (SO8N, TSSOP8, UFDFPN8).



| Document Revision History | | | |
|---------------------------|------|-----------------------------|--|
| Date | Rev. | Description of the Revision | |
| October 27, 2013 | 1.00 | First draft creation | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |

| Source Documents & Reference Documents | | | |
|--|------|---------|--|
| Source document Title | Rev. | : Date: | |
| | | | |
| | | | |



M93C86xx M93C76xx M93C66xx M93C56xx M93C46xx

16-Kbit, 8-Kbit, 4-Kbit, 2-Kbit and 1-Kbit (8-bit or 16-bit wide) MICROWIRE serial access EEPROM

PDIP8 (BN)PDIP8 (BN)PDIP8 (BN)PDIP8 (BN)SO8 (MN)
t50 mil widthSO8 (MN)
t50 mil widthPDIP8 (BN)
t50 mil widthPDIP8 (MC)
t x 3 mm

Features

- Industry standard MICROWIRE bus
- Single supply voltage:
 - 4.5 V to 5.5 V for M93Cx6
 - 2.5 V to 5.5 V for M93Cx6-W
 - 1.8 V to 5.5 V for M93Cx6-R
- Dual organization: by word (x16) or byte (x8)
- Programming instructions that work on: byte, word or entire memory

Datasheet - production data

- Self-timed programming cycle with auto-erase: 5 ms
- READY/BUSY signal during programming
- 2 MHz clock rate
- Sequential read operation
- Enhanced ESD/latch-up behavior
- More than 1 million write cycles
- More than 40 year data retention
- Packages
 - SO8, TSSOP8, UFDFPN8 packages: RoHS-compliant and Halogen-free (ECOPACK2®)
 - PDIP8 package: RoHS-compliant (ECOPACK1®)

Table 1. Device summary

| Reference | Part number | Memory size | Supply voltage |
|------------|----------------|----------------|-------------------|
| M93C46xx | M93C46 | 1 Kbit | 4.5 V to 5.5 V |
| 1019304077 | M93C46-W | | 2.5 V to 5.5 V |
| | M93C56 | | 4.5 V to 5.5 V |
| M93C56xx | M93C56-W | 2 Kbit | 2.5 V to 5.5 V |
| | M93C56-R | | 1.8 V to 5.5 V |
| | M93C66 | 4 Kbit | 4.5 V to 5.5 V |
| M93C66xx | M93C66-W | | 2.5 V to 5.5 V |
| | M93C66-R | | 1.8 V to 5.5 V |
| M93C76xx | M93C76-W | 8 Kbit | 2.5 V to 5.5 V |
| 10193070XX | M93C76-R | | 1.8 V to 5.5 V |
| M93C86xx | M93C86 | 16 Kbit | 4.5 V to 5.5 V |
| INISSCOOXX | M93C86-W | | 2.5 V to 5.5 V |

April 2013

DocID4997 Rev 13

This is information on a product in full production.

1/33

2/33

Contents

| 1 | Desc | cription | |
|----|--------|-----------|--|
| 2 | Con | necting | to the serial bus |
| 3 | Оре | rating fe | eatures |
| | 3.1 | Supply | v voltage (V _{CC}) |
| | | 3.1.1 | Operating supply voltage (V _{CC})9 |
| | | 3.1.2 | Power-up conditions9 |
| | | 3.1.3 | Power-up and device reset9 |
| | | 3.1.4 | Power-down |
| 4 | Mem | nory org | anization |
| 5 | Instr | uctions | |
| | 5.1 | Read I | Data from Memory |
| | 5.2 | Erase | and Write data |
| | | 5.2.1 | Write Enable and Write Disable |
| | | 5.2.2 | Write |
| | | 5.2.3 | Write All |
| | | 5.2.4 | Erase Byte or Word |
| | | 5.2.5 | Erase All |
| 6 | REA | DY/BUS | SY status |
| 7 | Initia | al delive | ery state |
| 8 | Cloc | k pulse | counter |
| 9 | Max | imum ra | ating |
| 10 | DC a | and AC | parameters |
| 11 | Pack | kage me | echanical data |
| 12 | Part | numbe | ring |
| | | | |



| 13 | Revision history | | 32 |
|----|-------------------------|--|----|
|----|-------------------------|--|----|



List of tables

| Table 1. | Device summary | 1 |
|-----------|--|------|
| Table 2. | Memory size versus organization | 6 |
| Table 3. | Signal names | |
| Table 4. | Instruction set for the M93C46 | |
| Table 5. | Instruction set for the M93C56 and M93C66 | |
| Table 6. | Instruction set for the M93C76 and M93C86 | . 12 |
| Table 7. | Absolute maximum ratings | . 19 |
| Table 8. | Operating conditions (M93Cx6) | |
| Table 9. | Operating conditions (M93Cx6-W) | . 20 |
| Table 10. | Operating conditions (M93Cx6-R) | . 20 |
| Table 11. | AC measurement conditions (M93Cx6) | . 20 |
| Table 12. | AC measurement conditions (M93Cx6-W and M93Cx6-R) | . 20 |
| Table 13. | Capacitance | |
| Table 14. | DC characteristics (M93Cx6, device grade 6) | |
| Table 15. | DC characteristics (M93Cx6-W, device grade 6) | . 22 |
| Table 16. | DC characteristics (M93Cx6-R) | |
| Table 17. | AC characteristics (M93Cx6, device grade 6) | . 23 |
| Table 18. | AC characteristics (M93Cx6-W, device grade 6) | . 24 |
| Table 19. | AC characteristics (M93Cx6-R) | . 25 |
| Table 20. | PDIP8 – 8 lead plastic dual in-line package, 300 mils body width, | |
| | package mechanical data | |
| Table 21. | SO8 narrow – 8 lead plastic small outline, 150 mils body width, package data | . 28 |
| Table 22. | UFDFPN8 8-lead ultra thin fine pitch dual flat package no lead | |
| | 2 x 3 mm, data | |
| Table 23. | TSSOP8 – 8 lead thin shrink small outline, package mechanical data | |
| Table 24. | Ordering information scheme | . 31 |
| Table 25. | Document revision history | . 32 |
| | | |



List of figures

| Figure 1. | | 6 |
|------------|---|---|
| Figure 2. | 8-pin package connections (top view) | 7 |
| Figure 3. | Bus master and memory devices on the serial bus | 8 |
| Figure 4. | READ, WRITE, WEN, WDS sequences | 4 |
| Figure 5. | WRAL sequence | 5 |
| Figure 6. | ERASE, ERAL sequences | 6 |
| Figure 7. | Write sequence with one clock glitch 18 | 8 |
| Figure 8. | AC testing input output waveforms 2 | |
| Figure 9. | Synchronous timing (start and op-code input) 29 | 5 |
| Figure 10. | Synchronous timing (Read or Write) | |
| Figure 11. | Synchronous timing (Read or Write) | 6 |
| Figure 12. | PDIP8 – 8 lead plastic dual in-line package, 300 mils body width, | |
| | package outline | 7 |
| Figure 13. | SO8 narrow – 8 lead plastic small outline, 150 mils body width, | |
| | package outline | 8 |
| Figure 14. | UFDFPN8 8-lead ultra thin fine pitch dual flat package no lead | |
| | 2 x 3 mm, outline | |
| Figure 15. | TSSOP8 – 8 lead thin shrink small outline, package outline | 0 |
| | | |



1 Description


The M93C46 (1 Kbit), M93C56 (2 Kbit), M93C66 (4 Kbit), M93C76 (8 Kbit) and M93C86 (16 Kbit) are Electrically Erasable PROgrammable Memory (EEPROM) devices accessed through the MICROWIRE bus protocol. The memory array can be configured either in bytes (x8b) or in words (x16b).

The M93Cx6 devices operate within a voltage supply range from 4.5 V to 5.5 V, the M93Cx6-W devices operate within a voltage supply range from 2.5 V to 5.5 V, and the M93Cx6-R devices operate within a voltage supply range from 1.8 V to 5.5 V. All these devices operate with a clock frequency of 2 MHz (or less), over an ambient temperature range of -40 $^{\circ}$ C / +85 $^{\circ}$ C.

| Device | Number of bits | Number of 8-bit bytes | Number of 16-bit words |
|--------|----------------|-----------------------|------------------------|
| M93C86 | 16384 | 2048 | 1024 |
| M93C76 | 8192 | 1024 | 512 |
| M93C66 | 4096 | 512 | 256 |
| M93C56 | 2048 | 256 | 128 |
| M93C46 | 1024 | 128 | 64 |

Table 2. Memory size versus organization

Figure 1. Logic diagram





| Signal name | Function | Direction |
|-----------------|---------------------|-----------|
| S | Chip Select | Input |
| D | Serial Data input | Input |
| Q | Serial Data output | Output |
| С | Serial Clock | Input |
| ORG | Organization Select | Input |
| V _{CC} | Supply voltage | · |
| V _{SS} | Ground | |

Table 3. Signal names

Figure 2. 8-pin package connections (top view)

| M93Cx6 | |
|--|--|
| S [1 8] V _{CC} C [2 7] DU D [3 6] ORG Q [4 5] V _{SS} _{Al01929B} | |

1. See Section 11: Package mechanical data for package dimensions, and how to identify pin-1.

2. DU = Don't Use. The DU (do not use) pin does not contribute to the normal operation of the device. It is reserved for use by STMicroelectronics during test sequences. The pin may be left unconnected or may be connected to V_{CC} or V_{SS} .




2 Connecting to the serial bus

Figure 3 shows an example of three memory devices connected to an MCU, on a serial bus. Only one device is selected at a time, so only one device drives the Serial Data output (Q) line at a time, the other devices are high impedance.

The pull-down resistor R (represented in *Figure 3*) ensures that no device is selected if the bus master leaves the S line in the high impedance state.

In applications where the bus master may be in a state where all inputs/outputs are high impedance at the same time (for example, if the bus master is reset during the transmission of an instruction), the clock line (C) must be connected to an external pull-down resistor so that, if all inputs/outputs become high impedance, the C line is pulled low (while the S line is pulled low): this ensures that C does not become high at the same time as S goes low, and so, that the t_{SLCH} requirement is met. The typical value of R is 100 k Ω .







3 Operating features

3.1 Supply voltage (V_{CC})

3.1.1 Operating supply voltage (V_{CC})

Prior to selecting the memory and issuing instructions to it, a valid and stable V_{CC} voltage within the specified [V_{CC}(min), V_{CC}(max)] range must be applied. In order to secure a stable DC supply voltage, it is recommended to decouple the V_{CC} line with a suitable capacitor (usually of the order of 10 nF to 100 nF) close to the V_{CC}/V_{SS} package pins.

This voltage must remain stable and valid until the end of the transmission of the instruction and, for a Write instruction, until the completion of the internal write cycle (t_W).

3.1.2 **Power-up conditions**

When the power supply is turned on, V_{CC} rises from V_{SS} to V_{CC} . During this time, the Chip Select (S) line is not allowed to float and should be driven to V_{SS} , it is therefore recommended to connect the S line to V_{SS} via a suitable pull-down resistor.

The V_{CC} rise time must not vary faster than 1 V/µs.

3.1.3 Power-up and device reset

In order to prevent inadvertent Write operations during power-up, a power on reset (POR) circuit is included. At power-up (continuous rise of V_{CC}), the device does not respond to any instruction until V_{CC} has reached the power on reset threshold voltage (this threshold is lower than the minimum V_{CC} operating voltage defined in Operating conditions, in *Section 10: DC and AC parameters*).

When V_{CC} passes the POR threshold, the device is reset and is in the following state:

- Standby Power mode
- deselected (assuming that there is a pull-down resistor on the S line)

3.1.4 Power-down

At power-down (continuous decrease in V_{CC}), as soon as V_{CC} drops from the normal operating voltage to below the power on reset threshold voltage, the device stops responding to any instruction sent to it.

During power-down, the device must be deselected and in the Standby Power mode (that is, there should be no internal Write cycle in progress).



4 Memory organization

The M93Cx6 memory is organized either as bytes (x8) or as words (x16). If Organization Select (ORG) is left unconnected (or connected to V_{CC}) the x16 organization is selected; when Organization Select (ORG) is connected to Ground (V_{SS}) the x8 organization is selected. When the M93Cx6 is in Standby mode, Organization Select (ORG) should be set either to V_{SS} or V_{CC} for minimum power consumption. Any voltage between V_{SS} and V_{CC} applied to Organization Select (ORG) may increase the Standby current.



5 Instructions

The instruction set of the M93Cx6 devices contains seven instructions, as summarized in *Table 4* to *Table 6*. Each instruction consists of the following parts, as shown in *Figure 4: READ, WRITE, WEN, WDS sequences*:

- Each instruction is preceded by a rising edge on Chip Select Input (S) with Serial Clock (C) being held low.
- A start bit, which is the first '1' read on Serial Data Input (D) during the rising edge of Serial Clock (C).
- Two op-code bits, read on Serial Data Input (D) during the rising edge of Serial Clock (C). (Some instructions also use the first two bits of the address to define the op-code).
- The address bits of the byte or word that is to be accessed. For the M93C46, the address is made up of 6 bits for the x16 organization or 7 bits for the x8 organization (see *Table 4*). For the M93C56 and M93C66, the address is made up of 8 bits for the x16 organization or 9 bits for the x8 organization (see *Table 5*). For the M93C76 and M93C86, the address is made up of 10 bits for the x16 organization or 11 bits for the x8 organization (see *Table 6*).

The M93Cx6 devices are fabricated in CMOS technology and are therefore able to run as slow as 0 Hz (static input signals) or as fast as the maximum ratings specified in "AC characteristics" tables, in *Section 10: DC and AC parameters*.

| | x8 origination (ORG = | | DRG = 0) | x16 origination (ORG = 1 | | | | | |
|-------------|---------------------------------|--------------|-------------|--------------------------|-------|-----------------------------|----------------|--------|-----------------------------|
| Instruction | Description | Start bit | Op- code | Address (1) | Data | Required clock cycles | Address (1) | Data | Required clock cycles |
| READ | Read Data from Memory | 1 | 10 | A6-A0 | Q7-Q0 | | A5-A0 | Q15-Q0 | |
| WRITE | Write Data to Memory | 1 | 01 | A6-A0 | D7-D0 | 18 | A5-A0 | D15-D0 | 25 |
| WEN | Write Enable | 1 | 00 | 11X XXXX | | 10 | 11 XXXX | | 9 |
| WDS | Write Disable | 1 | 00 | 00X XXXX | | 10 | 00 XXXX | | 9 |
| ERASE | Erase Byte or Word | 1 | 11 | A6-A0 | | 10 | A5-A0 | | 9 |
| ERAL | Erase All Memory | 1 | 00 | 10X XXXX | | 10 | 10 XXXX | | 9 |
| WRAL | Write All Memory with same Data | 1 | 00 | 01X XXXX | D7-D0 | 18 | 01 XXXX | D15-D0 | 25 |

 Table 4. Instruction set for the M93C46

1. X = Don't Care bit.



| | Start Op | | | x8 origination (ORG = 0) | | | x16 origination (ORG = 1) | | |
|-------------|---------------------------------|-----|------|--------------------------|-------|--------------------------|---------------------------|--------|-----------------------|
| Instruction | Description | bit | Code | Address (1) (2) | Data | Required clock cycles | Address (1) (3) | Data | Required clock cycles |
| READ | Read Data from Memory | 1 | 10 | A8-A0 | Q7-Q0 | | A7-A0 | Q15-Q0 | |
| WRITE | Write Data to Memory | 1 | 01 | A8-A0 | D7-D0 | 20 | A7-A0 | D15-D0 | 27 |
| WEN | Write Enable | 1 | 00 | 1 1XXX XXXX | | 12 | 11XX XXXX | | 11 |
| WDS | Write Disable | 1 | 00 | 0 0XXX XXXX | | 12 | 00XX XXXX | | 11 |
| ERASE | Erase Byte or Word | 1 | 11 | A8-A0 | | 12 | A7-A0 | | 11 |
| ERAL | Erase All Memory | 1 | 00 | 1 0XXX XXXX | | 12 | 10XX XXXX | | 11 |
| WRAL | Write All Memory with same Data | 1 | 00 | 0 1XXX XXXX | D7-D0 | 20 | 01XX XXXX | D15-D0 | 27 |

Table 5. Instruction set for the M93C56 and M93C66

1. X = Don't Care bit.

2. Address bit A8 is not decoded by the M93C56.

3. Address bit A7 is not decoded by the M93C56.

Table 6. Instruction set for the M93C76 and M93C86

| | | | x8 Origination (ORG = 0) | | | | x16 Origination (ORG = 1) | | | |
|-------------|---------------------------------|--------------|--------------------------|--------------------------------|-------|-----------------------------|---------------------------|--------|-----------------------------|--|
| Instruction | Description | Start bit | t Op- code | Address ^{(1),} (2) | Data | Required clock cycles | Address (1) (3) | Data | Required clock cycles | |
| READ | Read Data from Memory | 1 | 10 | A10-A0 | Q7-Q0 | | A9-A0 | Q15-Q0 | | |
| WRITE | Write Data to Memory | 1 | 01 | A10-A0 | D7-D0 | 22 | A9-A0 | D15-D0 | 29 | |
| WEN | Write Enable | 1 | 00 | 11X XXXX XXXX | | 14 | 11 XXXX XXXX | | 13 | |
| WDS | Write Disable | 1 | 00 | 00X XXXX XXXX | | 14 | 00 XXXX XXXX | | 13 | |
| ERASE | Erase Byte or Word | 1 | 11 | A10-A0 | | 14 | A9-A0 | | 13 | |
| ERAL | Erase All Memory | 1 | 00 | 10X XXXX XXXX | | 14 | 10 XXXX XXXX | | 13 | |
| WRAL | Write All Memory with same Data | 1 | 00 | 01X XXXX XXXX | D7-D0 | 22 | 01 XXXX XXXX | D15-D0 | 29 | |

1. X = Don't Care bit.

2. Address bit A10 is not decoded by the M93C76.

3. Address bit A9 is not decoded by the M93C76.



5.1 Read Data from Memory

The Read Data from Memory (READ) instruction outputs data on Serial Data Output (Q). When the instruction is received, the op-code and address are decoded, and the data from the memory is transferred to an output shift register. A dummy 0 bit is output first, followed by the 8-bit byte or 16-bit word, with the most significant bit first. Output data changes are triggered by the rising edge of Serial Clock (C). The M93Cx6 automatically increments the internal address register and clocks out the next byte (or word) as long as the Chip Select Input (S) is held High. In this case, the dummy 0 bit is *not* output between bytes (or words) and a continuous stream of data can be read (the address counter automatically rolls over to 00h when the highest address is reached).

5.2 Erase and Write data

5.2.1 Write Enable and Write Disable

The Write Enable (WEN) instruction enables the future execution of erase or write instructions, and the Write Disable (WDS) instruction disables it. When power is first applied, the M93Cx6 initializes itself so that erase and write instructions are disabled. After a Write Enable (WEN) instruction has been executed, erasing and writing remains enabled until a Write Disable (WDS) instruction is executed, or until V_{CC} falls below the power-on reset threshold voltage. To protect the memory contents from accidental corruption, it is advisable to issue the Write Disable (WDS) instruction after every write cycle. The Read Data from Memory (READ) instruction is not affected by the Write Enable (WEN) or Write Disable (WDS) instructions.

5.2.2 Write

For the Write Data to Memory (WRITE) instruction, 8 or 16 data bits follow the op-code and address bits. These form the byte or word that is to be written. As with the other bits, Serial Data Input (D) is sampled on the rising edge of Serial Clock (C).

After the last data bit has been sampled, the Chip Select Input (S) must be taken low before the next rising edge of Serial Clock (C). If Chip Select Input (S) is brought low before or after this specific time frame, the self-timed programming cycle will not be started, and the addressed location will not be programmed. The completion of the cycle can be detected by monitoring the READY/BUSY line, as described later in this document.

Once the Write cycle has been started, it is internally self-timed (the external clock signal on Serial Clock (C) may be stopped or left running after the start of a Write cycle). The Write cycle is automatically preceded by an Erase cycle, so it is unnecessary to execute an explicit erase instruction before a Write Data to Memory (WRITE) instruction.







Figure 4. READ, WRITE, WEN, WDS sequences

1. For the meanings of An, Xn, Qn and Dn, see *Table 4*, *Table 5* and *Table 6*.



5.2.3 Write All

As with the Erase All Memory (ERAL) instruction, the format of the Write All Memory with same Data (WRAL) instruction requires that a dummy address be provided. As with the Write Data to Memory (WRITE) instruction, the format of the Write All Memory with same Data (WRAL) instruction requires that an 8-bit data byte, or 16-bit data word, be provided. This value is written to all the addresses of the memory device. The completion of the cycle can be detected by monitoring the READY/BUSY line, as described next.





1. For the meanings of Xn and Dn, please see *Table 4*, *Table 5* and *Table 6*.



5.2.4 Erase Byte or Word

The Erase Byte or Word (ERASE) instruction sets the bits of the addressed memory byte (or word) to 1. Once the address has been correctly decoded, the falling edge of the Chip Select Input (S) starts the self-timed Erase cycle. The completion of the cycle can be detected by monitoring the READY/BUSY line, as described in *Section 6: READY/BUSY status*.




Figure 6. ERASE, ERAL sequences

5.2.5 Erase All

The Erase All Memory (ERAL) instruction erases the whole memory (all memory bits are set to 1). The format of the instruction requires that a dummy address be provided. The Erase cycle is conducted in the same way as the Erase instruction (ERASE). The completion of the cycle can be detected by monitoring the READY/BUSY line, as described in *Section 6: READY/BUSY status*.



^{1.} For the meanings of An and Xn, please see *Table 4*, *Table 5* and *Table 6*.

6 **READY/BUSY status**

While the Write or Erase cycle is underway, for a WRITE, ERASE, WRAL or ERAL instruction, the Busy signal (Q=0) is returned whenever Chip Select input (S) is driven high. (Please note, though, that there is an initial delay, of t_{SLSH} , before this status information becomes available). In this state, the M93Cx6 ignores any data on the bus. When the Write cycle is completed, and Chip Select Input (S) is driven high, the Ready signal (Q=1) indicates that the M93Cx6 is ready to receive the next instruction. Serial Data Output (Q) remains set to 1 until the Chip Select Input (S) is brought low or until a new start bit is decoded.

7 Initial delivery state

The device is delivered with all bits in the memory array set to 1 (each byte contains FFh).



8 Clock pulse counter

In a noisy environment, the number of pulses received on Serial Clock (C) may be greater than the number delivered by the master (the microcontroller). This can lead to a misalignment of the instruction of one or more bits (as shown in *Figure 7*) and may lead to the writing of erroneous data at an erroneous address.

To avoid this problem, the M93Cx6 has an on-chip counter that counts the clock pulses from the start bit until the falling edge of the Chip Select Input (S). If the number of clock pulses received is not the number expected, the WRITE, ERASE, ERAL or WRAL instruction is aborted, and the contents of the memory are not modified.

The number of clock cycles expected for each instruction, and for each member of the M93Cx6 family, are summarized in *Table 4: Instruction set for the M93C46* to *Table 6: Instruction set for the M93C76 and M93C86*. For example, a Write Data to Memory (WRITE) instruction on the M93C56 (or M93C66) expects 20 clock cycles (for the x8 organization) from the start bit to the falling edge of Chip Select Input (S). That is:

- 1 Start bit
- + 2 Op-code bits
- + 9 Address bits
- + 8 Data bits




Figure 7. Write sequence with one clock glitch



9 Maximum rating

Stressing the device outside the ratings listed in the Absolute maximum ratings table may cause permanent damage to the device. These are stress ratings only, and operation of the device at these, or any other conditions outside those indicated in the operating sections of this specification, is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

| Symbol | Parameter | | Min. | Max. | Unit |
|-------------------|---|--------------------------------|-------------------------|----------------------|------|
| | Ambient operating temperature | Ambient operating temperature | | | °C |
| T _{STG} | Storage temperature | | -65 | 150 | °C |
| т | T _{LEAD} Lead temperature during soldering | PDIP | | 260 ⁽¹⁾ | |
| T _{LEAD} | | other packages | See note ⁽²⁾ | | °C |
| V _{OUT} | Output range (Q = V _{OH} or Hi-Z) | | -0.50 | V _{CC} +0.5 | V |
| V _{IN} | Input range | | -0.50 | V _{CC} +1 | V |
| V _{CC} | Supply voltage | | -0.50 | 6.5 | V |
| V _{ESD} | Electrostatic discharge voltage (hun | nan body model) ⁽³⁾ | | 4000 | V |

| Table 7. Absolute maximum ration | ngs |
|----------------------------------|-----|
|----------------------------------|-----|

1. T_{LEAD} max must *not* be applied for more than 10 s.

 Compliant with JEDEC Std J-STD-020D (for small body, Sn-Pb or Pb-free assembly), the ST ECOPACK® 7191395 specification, and the European directive on Restrictions of Hazardous Substances (RoHS) 2011/65/EU.

3. Positive and negative pulses applied on pin pairs, according to the AEC-Q100-002 (compliant with JEDEC Std JESD22-A114, C1 = 100pF, R1 = 1500Ω , R2 = 500Ω).



10 DC and AC parameters

This section summarizes the operating and measurement conditions, and the dc and ac characteristics of the device. The parameters in the dc and ac characteristic tables that follow are derived from tests performed under the measurement conditions summarized in the relevant tables. Designers should check that the operating conditions in their circuit match the measurement conditions when relying on the quoted parameters.

| Symbol | Parameter | Min. | Max. | Unit |
|-----------------|-------------------------------|------|------|------|
| V _{CC} | Supply voltage | 4.5 | 5.5 | V |
| T _A | Ambient operating temperature | -40 | 85 | °C |

| Table 8. Operating conditions (M93Cx6) | |
|--|--|
| | |

| Symbol | Parameter | Min. | Max. | Unit |
|-----------------|-------------------------------|------|------|------|
| V _{CC} | Supply voltage | 2.5 | 5.5 | V |
| Τ _Α | Ambient operating temperature | -40 | 85 | °C |

Table 9. Operating conditions (M93Cx6-W)

Table 10. Operating conditions (M93Cx6-R)

| Symbol | Parameter | Min. | Max. | Unit |
|-----------------|-------------------------------|------|------|------|
| V _{CC} | Supply voltage | 1.8 | 5.5 | V |
| T _A | Ambient operating temperature | -40 | 85 | °C |

Table 11. AC measurement conditions (M93Cx6)

| Symbol | Parameter | Min. | Max. | Unit |
|--------|--|-----------------|------|------|
| CL | Load capacitance | 1(| 00 | pF |
| | Input rise and fall times | | 50 | ns |
| | Input voltage levels | 0.4 V to 2.4 V | | V |
| | Input timing reference voltages | 1.0 V and 2.0 V | | V |
| | Output timing reference voltages 0.8 V and 2.0 V | | | V |

| Symbol | Parameter | Min. | Max. | Unit |
|--------|---|--------------------------|-----------------------|------|
| CL | Load capacitance | 1(| 00 | pF |
| | Input rise and fall times | | 50 | ns |
| | Input voltage levels | 0.2 V_{CC} to 0.8 V_{CC} | | V |
| | Input timing reference voltages | 0.3 V_{CC} to 0.7 V_{CC} | | V |
| | Output timing reference voltages 0.3 V _{CC} to 0.7 | | o 0.7 V _{CC} | V |






Figure 8. AC testing input output waveforms

Table 13. Capacitance

| Symbol | Parameter | Test condition ⁽¹⁾ | Min | Max | Unit | | | | |
|------------------|--------------------|-------------------------------|-----|-----|------|--|--|--|--|
| C _{OUT} | Output capacitance | V _{OUT} = 0V | | 5 | pF | | | | |
| C _{IN} | Input capacitance | V _{IN} = 0V | | 5 | pF | | | | |

1. Sampled only, not 100% tested, at T_{A} = 25 °C and a frequency of 1 MHz.

| Symbol | Parameter | Test condition | Min. | Max. | Unit |
|--------------------------------|--------------------------|---|--------------------|---------------------|------|
| Ι _{LI} | Input leakage current | $0V \le V_{IN} \le V_{CC}$ | | ±2.5 | μA |
| I _{LO} | Output leakage current | $0V \le V_{OUT} \le V_{CC}$, Q in Hi-Z | | ±2.5 | μA |
| I _{CC} | Supply current | V_{CC} = 5 V, S = V _{IH} , f = 2 MHz, Q = open | | 2 | mA |
| I _{CC1} | Supply current (Standby) | $\label{eq:V_CC} \begin{array}{l} V_{CC} = 5 \; V, S = V_{SS}, C = V_{SS}, \\ ORG = V_{SS} \; or \; V_{CC}, \\ pin7 = V_{CC}, V_{SS} \; or \; Hi\text{-}\mathcal{Z} \end{array}$ | | 15 | μA |
| $V_{IL}^{(1)}$ | Input low voltage | V _{CC} = 5 V ± 10% | -0.45 | 0.8 | V |
| $V_{IH}^{(1)}$ | Input high voltage | $V_{CC} = 5 V \pm 10\%$ | 2 | V _{CC} + 1 | V |
| $V_{OL}^{(1)}$ | Output low voltage | V _{CC} = 5 V, I _{OL} = 2.1 mA | | 0.4 | V |
| V _{OH} ⁽¹⁾ | Output high voltage | V _{CC} = 5 V, I _{OH} = -400 μA | 0.8V _{CC} | | V |

Table 14. DC characteristics (M93Cx6, device grade 6)

1. Please note that the input and output levels defined in this table are compatible with TTL logic levels and are NOT fully compatible with CMOS levels (as defined in *Table 15*).



| Symbol | Parameter | Test condition | Min. | Max. | Unit | |
|------------------|---------------------------------|--|----------------------|---------------------|------|--|
| I _{LI} | Input leakage current | $0V \le V_{IN} \le V_{CC}$ | | ±2.5 | μA | |
| I _{LO} | Output leakage current | $0V \le V_{OUT} \le V_{CC}$, Q in Hi-Z | | ±2.5 | μA | |
| | Supply current (CMOS | V_{CC} = 5 V, S = V _{IH} , f = 2 MHz, Q = open | | 2 | mA | |
| I _{CC} | inputs) | V_{CC} = 2.5 V, S = V _{IH} , f = 2 MHz, Q = open | | 1 | mA | |
| I _{CC1} | Supply current (Standby) | $V_{CC} = 2.5 \text{ V}, \text{ S} = V_{SS}, \text{ C} = V_{SS}, \\ \text{ORG} = V_{SS} \text{ or } V_{CC}, \\ \text{pin7} = V_{CC}, \text{ V}_{SS} \text{ or Hi-Z}$ | | 5 | μA | |
| V _{IL} | Input low voltage (D, C, S) | | -0.45 | $0.2 V_{CC}$ | V | |
| V _{IH} | Input high voltage (D, C, S) | | 0.7 V _{CC} | V _{CC} + 1 | V | |
| N. | | V _{CC} = 5 V, I _{OL} = 2.1 mA | | 0.4 | V | |
| V _{OL} | Output low voltage (Q) | V _{CC} = 2.5 V, I _{OL} = 100 μA | | 0.2 | V | |
| V | Output high voltage (Q) | V _{CC} = 5 V, I _{OH} = -400 μA | 0.8 V _{CC} | | V | |
| V _{OH} | | V _{CC} = 2.5 V, I _{OH} = –100 μA | V _{CC} -0.2 | | V | |

| Table 15 DC characteristics | (MQ3Cx6-W dovico grado 6) |
|------------------------------|-----------------------------|
| Table 15. DC characteristics | (WISSCXO-W, device grade b) |

Table 16. DC characteristics (M93Cx6-R)

| Symbol | Parameter | Parameter Test condition | | Max. ⁽¹⁾ | Unit |
|------------------|---------------------------------|--|----------------------|---------------------|------|
| ILI | Input leakage current | $0V \le V_{IN} \le V_{CC}$ | | ±2.5 | μA |
| I _{LO} | Output leakage current | $0V \le V_{OUT} \le V_{CC}$, Q in Hi-Z | | ±2.5 | μA |
| | Supply current (CMOS | V_{CC} = 5 V, S = V _{IH} , f = 2 MHz, Q = open | | 2 | mA |
| I _{CC} | inputs) | V_{CC} = 1.8 V, S = V_{IH} , f = 1 MHz, Q = open | | 1 | mA |
| I _{CC1} | Supply current (Standby) | $V_{CC} = 1.8 \text{ V}, \text{ S} = V_{SS}, \text{ C} = V_{SS}, \\ \text{ORG} = V_{SS} \text{ or } V_{CC}, \\ \text{pin7} = V_{CC}, V_{SS} \text{ or Hi-Z}$ | | 2 | μA |
| V _{IL} | Input low voltage (D, C, S) | | -0.45 | 0.2 V _{CC} | V |
| V _{IH} | Input high voltage (D, C, S) | | 0.8 V _{CC} | V _{CC} + 1 | V |
| V _{OL} | Output low voltage (Q) | V _{CC} = 1.8 V, I _{OL} = 100 μA | | 0.2 | V |
| V _{OH} | Output high voltage (Q) | V _{CC} = 1.8 V, I _{OH} = -100 μA | V _{CC} -0.2 | | V |

1. This product is under development. For more information, please contact your nearest ST sales office.



| Test conditions specified in <i>Table 8</i> and <i>Table 11</i> | | | | | |
|---|------------------|--|-------------------------|------|------|
| Symbol Alt. Parameter | | | | Max. | Unit |
| f _C | f _{SK} | Clock frequency | D.C. | 2 | MHz |
| t _{SLCH} | | Chip Select low to Clock high | 50 | | ns |
| | 4 | Chip Select setup time M93C46, M93C56, M93C66 | 50 | | ns |
| t _{SHCH} t _{CSS} | LCSS | Chip Select setup time M93C76, M93C86 | 50 | | ns |
| t _{SLSH} ⁽¹⁾ | t _{CS} | Chip Select low to Chip Select high | 200 | | ns |
| t _{CHCL} ⁽²⁾ | t _{SKH} | Clock high time | 200 | | ns |
| t _{CLCH} ⁽²⁾ | t _{SKL} | Clock low time | 200 | | ns |
| t _{DVCH} | t _{DIS} | Data in setup time | 50 | | ns |
| t _{CHDX} | t _{DIH} | Data in hold time | 50 | | ns |
| t _{CLSH} | t _{SKS} | Clock setup time (relative to S) | 50 | | ns |
| t _{CLSL} | t _{CSH} | Chip Select hold time | 0 | | ns |
| t _{SHQV} | t _{SV} | Chip Select to READY/BUSY status | | 200 | ns |
| t _{SLQZ} | t _{DF} | Chip Select low to output Hi-Z | | 100 | ns |
| t _{CHQL} | t _{PD0} | Delay to output low | Delay to output low 200 | | ns |
| t _{CHQV} | t _{PD1} | Delay to output valid 200 | | ns | |
| t _W | t _{WP} | Erase or Write cycle time 5 | | | |

 Chip Select Input (S) must be brought low for a minimum of t_{SLSH} between consecutive instruction cycles.

2. t_{CHCL} + $t_{CLCH} \ge 1 / f_C$.



| Test conditions specified in <i>Table 9</i> and <i>Table 12</i> | | | | | |
|---|------------------|-------------------------------------|------|------|------|
| Symbol | Alt. | Parameter | Min. | Max. | Unit |
| f _C | f _{SK} | Clock frequency | D.C. | 2 | MHz |
| t _{SLCH} | | Chip Select low to Clock high | 50 | | ns |
| t _{SHCH} | t _{CSS} | Chip Select setup time | 50 | | ns |
| t _{SLSH} ⁽¹⁾ | t _{CS} | Chip Select low to Chip Select high | 200 | | ns |
| t _{CHCL} ⁽²⁾ | t _{SKH} | Clock high time | 200 | | ns |
| t _{CLCH} ⁽²⁾ | t _{SKL} | Clock low time | 200 | | ns |
| t _{DVCH} | t _{DIS} | Data in setup time | 50 | | ns |
| t _{CHDX} | t _{DIH} | Data in hold time | 50 | | ns |
| t _{CLSH} | t _{SKS} | Clock setup time (relative to S) | 50 | | ns |
| t _{CLSL} | t _{CSH} | Chip Select hold time | 0 | | ns |
| t _{SHQV} | t _{SV} | Chip Select to READY/BUSY status | | 200 | ns |
| t _{SLQZ} | t _{DF} | Chip Select low to output Hi-Z | | 100 | ns |
| t _{CHQL} | t _{PD0} | Delay to output low | | 200 | ns |
| t _{CHQV} | t _{PD1} | Delay to output valid | | 200 | ns |
| t _W | t _{WP} | Erase or Write cycle time | | 5 | ms |

| Table 18. AC characteristics | (M93Cx6-W device grade 6) |
|------------------------------|---------------------------|
| Table TO. AC characteristics | (WISSERCE grade 0) |

 Chip Select Input (S) must be brought low for a minimum of t_{SLSH} between consecutive instruction cycles.

2. t_{CHCL} + $t_{CLCH} \ge 1 / f_C$.




| Test conditions specified in <i>Table 10</i> and <i>Table 12</i> | | | | | |
|--|------------------|-------------------------------------|---------------------|---------------------|------|
| Symbol | Alt. | Parameter | Min. ⁽¹⁾ | Max. ⁽¹⁾ | Unit |
| f _C | f _{SK} | Clock frequency | D.C. | 1 | MHz |
| t _{SLCH} | | Chip Select low to Clock high | 250 | | ns |
| t _{SHCH} | t _{CSS} | Chip Select setup time | 50 | | ns |
| t _{SLSH} ⁽²⁾ | t _{CS} | Chip Select low to Chip Select high | 250 | | ns |
| t _{CHCL} ⁽³⁾ | t _{SKH} | Clock high time | 250 | | ns |
| t _{CLCH} ⁽³⁾ | t _{SKL} | Clock low time | 250 | | ns |
| t _{DVCH} | t _{DIS} | Data in setup time | 100 | | ns |
| t _{CHDX} | t _{DIH} | Data in hold time | 100 | | ns |
| t _{CLSH} | t _{SKS} | Clock setup time (relative to S) | 100 | | ns |
| t _{CLSL} | t _{CSH} | Chip Select hold time | 0 | | ns |
| t _{SHQV} | t _{SV} | Chip Select to READY/BUSY status | | 400 | ns |
| t _{SLQZ} | t _{DF} | Chip Select low to output Hi-Z | | 200 | ns |
| t _{CHQL} | t _{PD0} | Delay to output low | | 400 | ns |
| t _{CHQV} | t _{PD1} | Delay to output valid | | 400 | ns |
| t _W | t _{WP} | Erase or Write cycle time | | 10 | ms |


Table 19. AC characteristics (M93Cx6-R)


1. This product is under development. For more information, please contact your nearest ST sales office.


2. Chip Select Input (S) must be brought low for a minimum of $t_{\mbox{SLSH}}$ between consecutive instruction cycles.

3. $t_{CHCL} + t_{CLCH} \ge 1 / f_C$.













11 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK® is an ST trademark .





1. Drawing is not to scale.

| | | millimeters | | | inches ⁽¹⁾ | | |
|--------|------|-------------|-------|--------|-----------------------|--------|--|
| Symbol | Тур. | Min. | Max. | Тур. | Min. | Max. | |
| А | - | - | 5.33 | - | - | 0.2098 | |
| A1 | - | 0.38 | - | - | 0.015 | - | |
| A2 | 3.3 | 2.92 | 4.95 | 0.1299 | 0.115 | 0.1949 | |
| b | 0.46 | 0.36 | 0.56 | 0.0181 | 0.0142 | 0.022 | |
| b2 | 1.52 | 1.14 | 1.78 | 0.0598 | 0.0449 | 0.0701 | |
| С | 0.25 | 0.2 | 0.36 | 0.0098 | 0.0079 | 0.0142 | |
| D | 9.27 | 9.02 | 10.16 | 0.365 | 0.3551 | 0.4 | |
| Е | 7.87 | 7.62 | 8.26 | 0.3098 | 0.3 | 0.3252 | |
| E1 | 6.35 | 6.1 | 7.11 | 0.25 | 0.2402 | 0.2799 | |
| е | 2.54 | - | - | 0.1 | - | - | |
| eA | 7.62 | - | - | 0.3 | - | - | |
| eB | - | - | 10.92 | - | - | 0.4299 | |
| L | 3.3 | 2.92 | 3.81 | 0.1299 | 0.115 | 0.15 | |

| Table 20. PDIP8 – 8 lead plastic dual in-line package, 300 mils body width, |
|---|
| package mechanical data |

1. Values in inches are converted from mm and rounded to 4 decimal digits.






Figure 13. SO8 narrow – 8 lead plastic small outline, 150 mils body width, package outline

1. Drawing is not to scale.

| Symbol | | millimeters | | | inches ⁽¹⁾ | | |
|--------|------|-------------|------|--------|-----------------------|--------|--|
| Symbol | Тур | Min | Мах | Тур | Min | Max | |
| А | - | - | 1.75 | - | - | 0.0689 | |
| A1 | - | 0.1 | 0.25 | - | 0.0039 | 0.0098 | |
| A2 | - | 1.25 | - | - | 0.0492 | - | |
| b | - | 0.28 | 0.48 | - | 0.011 | 0.0189 | |
| с | - | 0.17 | 0.23 | - | 0.0067 | 0.0091 | |
| CCC | - | - | 0.1 | - | - | 0.0039 | |
| D | 4.9 | 4.8 | 5 | 0.1929 | 0.189 | 0.1969 | |
| E | 6 | 5.8 | 6.2 | 0.2362 | 0.2283 | 0.2441 | |
| E1 | 3.9 | 3.8 | 4 | 0.1535 | 0.1496 | 0.1575 | |
| е | 1.27 | - | - | 0.05 | - | - | |
| h | - | 0.25 | 0.5 | - | 0.0098 | 0.0197 | |
| k | - | 0° | 8° | - | 0° | 8° | |
| L | - | 0.4 | 1.27 | - | 0.0157 | 0.05 | |
| L1 | 1.04 | - | - | 0.0409 | - | - | |

Table 21. SO8 narrow - 8 lead plastic small outline, 150 mils body width, package data

1. Values in inches are converted from mm and rounded to 4 decimal digits.






Figure 14. UFDFPN8 8-lead ultra thin fine pitch dual flat package no lead 2 x 3 mm, outline

1. Drawing is not to scale.

2. The central pad (area E2 by D2 in the above illustration) is pulled, internally, to V_{SS} . It must not be allowed to be connected to any other voltage or signal line on the PCB, for example during the soldering process.

3. The circle in the top view of the package indicates the position of pin 1.

| Table | e 22. UFDFPN8 8-lead ultra thin fine p 2 x 3 mm, dat | |
|-------|---|-----|
| | | (4) |

| Symbol | millimeters | | | inches ⁽¹⁾ | | |
|--------------------|-------------|-------|-------|-----------------------|--------|--------|
| | Тур | Min | Мах | Тур | Min | Max |
| A | 0.550 | 0.450 | 0.600 | 0.0217 | 0.0177 | 0.0236 |
| A1 | 0.020 | 0.000 | 0.050 | 0.0008 | 0.0000 | 0.0020 |
| b | 0.250 | 0.200 | 0.300 | 0.0098 | 0.0079 | 0.0118 |
| D | 2.000 | 1.900 | 2.100 | 0.0787 | 0.0748 | 0.0827 |
| D2 (rev MC) | - | 1.200 | 1.600 | - | 0.0472 | 0.0630 |
| E | 3.000 | 2.900 | 3.100 | 0.1181 | 0.1142 | 0.1220 |
| E2 (rev MC) | - | 1.200 | 1.600 | - | 0.0472 | 0.0630 |
| е | 0.500 | - | - | 0.0197 | - | - |
| K (rev MC) | - | 0.300 | - | - | 0.0118 | - |
| L | - | 0.300 | 0.500 | - | 0.0118 | 0.0197 |
| L1 | - | - | 0.150 | - | - | 0.0059 |
| L3 | - | 0.300 | - | - | 0.0118 | - |
| eee ⁽²⁾ | - | 0.080 | - | - | 0.0031 | - |

1. Values in inches are converted from mm and rounded to four decimal digits.

2. Applied for exposed die paddle and terminals. Exclude embedding part of exposed die paddle from measuring.






Figure 15. TSSOP8 – 8 lead thin shrink small outline, package outline

1. Drawing is not to scale.

| Symbol | millimeters | | | inches ⁽¹⁾ | | |
|----------------|-------------|------|------|-----------------------|--------|--------|
| | Тур. | Min. | Max. | Тур. | Min. | Max. |
| А | - | - | 1.2 | - | - | 0.0472 |
| A1 | - | 0.05 | 0.15 | - | 0.002 | 0.0059 |
| A2 | 1 | 0.8 | 1.05 | 0.0394 | 0.0315 | 0.0413 |
| b | - | 0.19 | 0.3 | - | 0.0075 | 0.0118 |
| С | - | 0.09 | 0.2 | - | 0.0035 | 0.0079 |
| CP | - | - | 0.1 | - | - | 0.0039 |
| D | 3 | 2.9 | 3.1 | 0.1181 | 0.1142 | 0.122 |
| е | 0.65 | - | - | 0.0256 | - | - |
| E | 6.4 | 6.2 | 6.6 | 0.252 | 0.2441 | 0.2598 |
| E1 | 4.4 | 4.3 | 4.5 | 0.1732 | 0.1693 | 0.1772 |
| L | 0.6 | 0.45 | 0.75 | 0.0236 | 0.0177 | 0.0295 |
| L1 | 1 | - | - | 0.0394 | - | - |
| α | - | 0° | 8° | - | 0° | 8° |
| N (pin number) | 8 8 | | | | | |

1. Values in inches are converted from mm and rounded to 4 decimal digits.



12 Part numbering

| Table 24. Ordering | g information | schem | е | | | |
|---|---------------|-------|---|------|---|---|
| Example: | M93C86 | - | W | MN 6 | Т | Ρ |
| Device type | | | | | | |
| M93 = MICROWIRE serial EEPROM | | | | | | |
| | | | | | | |
| Device function | | | | | | |
| 86 = 16 Kbit (2048 x 8) | | | | | | |
| 76 = 8 Kbit (1024 x 8) | | | | | | |
| 66 = 4 Kbit (512 x 8) | | | | | | |
| 56 = 2 Kbit (256 x 8) | | | | | | |
| 46 = 1 Kbit (128 x 8) | | | | | | |
| Operating voltage | | | | | | |
| blank = V _{CC} = 4.5 to 5.5 V | | | | | | |
| $W = V_{CC} = 2.5 \text{ to } 5.5 \text{ V}$ | | | | | | |
| $R = V_{CC} = 1.8 \text{ to } 5.5 \text{ V}$ | | | | | | |
| Package | | | | | | |
| BN = PDIP8 | | | | | | |
| MN = SO8 (150 mils width) | | | | | | |
| MC = UFDFPN8 2 x 3 mm (MLP8) | | | | | | |
| DW = TSSOP8 (169 mils width) | | | | | | |
| Device grade | | | | | | |
| 6 = Industrial temperature range, -40 to 85 °C. | | | | | | |
| Device tested with standard test flow | | | | | | |
| Packing | | | | | | |
| blank = standard packing | | | | | | |
| T = tape and reel packing | | | | | | |
| Plating technology | | | | | | |
| P or G = ECOPACK [®] (RoHS compliant) | | | | | | 1 |

For a list of available options (speed, package, etc.) or for further information on any aspect of this device, please contact your nearest ST sales office.



13 Revision history

| Date | Revision | Changes | | |
|-------------|----------|--|--|--|
| 01-Apr-2010 | 9 | Modified footnote in <i>Table 14</i> and <i>Table 15</i> on page 23 Updated Figure 14: UFDFPN8 (MLP8) 8-lead ultra thin fine pitch dual flat package no lead 2 x 3 mm, outline and Table 22: UFDFPN8 (MLP8) | | |
| 29-Apr-2010 | 10 | 8-lead ultra thin fine pitch dual flat package no lead 2 x 3 mm, data Updated Figure 31: Available M93C66-x products (package, voltage range, temperature grade) UFDFPN option. | | |
| 12-Apr-2011 | 11 | Updated Table 7: Absolute maximum ratings, MLP8 package data in Section 12: Package mechanical data and process data in Section 9 Clock pulse counter. Deleted Table 29: Available M93C46-x products (package, voltage range, temperature grade), Table 30: Available M93C56-x products (package, voltage range, temperature grade), Table 31: Available M93C66-x products (package, voltage range, temperature grade), Table 32: Available M93C76-x products (package, voltage range, temperature grade) and Table 33: Available M93C86-x products (package, voltage range, temperature grade). | | |
| 05-Oct-2011 | 12 | Updated <i>Table 1: Device summary</i> and <i>Table 8: Operating conditions</i> (<i>M</i> 93Cx6). Modified footnote 2 in <i>Table 7</i> . | | |
| 23-Apr-2013 | 13 | Document reformatted. Updated: Part number names Table 1: Device summary and package figure on cover page Section 1: Description Introductory paragraph in Section 9: Maximum rating Note ⁽²⁾ under Table 7: Absolute maximum ratings Table 8: Operating conditions (M93Cx6) and Table 9: Operating conditions (M93Cx6-W) Introductory paragraph in Section 11: Package mechanical data Figure 14: UFDFPN8 8-lead ultra thin fine pitch dual flat package no lead 2 x 3 mm, outline and Table 22: UFDFPN8 8-lead ultra thin fine pitch dual flat package no lead 2 x 3 mm, data Table 24: Ordering information scheme Renamed: Figure 2: 8-pin package connections (top view) Table 17: AC characteristics (M93Cx6, device grade 6) Deleted: Section: Common I/O operation Table: DC characteristics (M93Cx6, device grade 3), Table: DC characteristics (M93Cx6-W, device grade 3), and Table: AC characteristics (M93Cx6-W, device grade 3) | | |



Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

ST PRODUCTS ARE NOT AUTHORIZED FOR USE IN WEAPONS. NOR ARE ST PRODUCTS DESIGNED OR AUTHORIZED FOR USE IN: (A) SAFETY CRITICAL APPLICATIONS SUCH AS LIFE SUPPORTING, ACTIVE IMPLANTED DEVICES OR SYSTEMS WITH PRODUCT FUNCTIONAL SAFETY REQUIREMENTS; (B) AERONAUTIC APPLICATIONS; (C) AUTOMOTIVE APPLICATIONS OR ENVIRONMENTS, AND/OR (D) AEROSPACE APPLICATIONS OR ENVIRONMENTS. WHERE ST PRODUCTS ARE NOT DESIGNED FOR SUCH USE, THE PURCHASER SHALL USE PRODUCTS AT PURCHASER'S SOLE RISK, EVEN IF ST HAS BEEN INFORMED IN WRITING OF SUCH USAGE, UNLESS A PRODUCT IS EXPRESSLY DESIGNATED BY ST AS BEING INTENDED FOR "AUTOMOTIVE, AUTOMOTIVE SAFETY OR MEDICAL" INDUSTRY DOMAINS ACCORDING TO ST PRODUCT DESIGN SPECIFICATIONS. PRODUCTS FORMALLY ESCC, QML OR JAN QUALIFIED ARE DEEMED SUITABLE FOR USE IN AEROSPACE BY THE CORRESPONDING GOVERNMENTAL AGENCY.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2013 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com



DocID4997 Rev 13

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

ST PRODUCTS ARE NOT DESIGNED OR AUTHORIZED FOR USE IN: (A) SAFETY CRITICAL APPLICATIONS SUCH AS LIFE SUPPORTING, ACTIVE IMPLANTED DEVICES OR SYSTEMS WITH PRODUCT FUNCTIONAL SAFETY REQUIREMENTS; (B) AERONAUTIC APPLICATIONS; (C) AUTOMOTIVE APPLICATIONS OR ENVIRONMENTS, AND/OR (D) AEROSPACE APPLICATIONS OR ENVIRONMENTS. WHERE ST PRODUCTS ARE NOT DESIGNED FOR SUCH USE, THE PURCHASER SHALL USE PRODUCTS AT PURCHASER'S SOLE RISK, EVEN IF ST HAS BEEN INFORMED IN WRITING OF SUCH USAGE, UNLESS A PRODUCT IS EXPRESSLY DESIGNATED BY ST AS BEING INTENDED FOR "AUTOMOTIVE, AUTOMOTIVE SAFETY OR MEDICAL" INDUSTRY DOMAINS ACCORDING TO ST PRODUCT DESIGN SPECIFICATIONS. PRODUCTS FORMALLY ESCC, QML OR JAN QUALIFIED ARE DEEMED SUITABLE FOR USE IN AEROSPACE BY THE CORRESPONDING GOVERNMENTAL AGENCY.

RESTRICTIONS OF USE AND CONFIDENTIALITY OBLIGATIONS:

THIS DOCUMENT AND ITS ANNEXES CONTAIN ST PROPRIETARY AND CONFIDENTIAL INFORMATION. THE DISCLOSURE, DISTRIBUTION, PUBLICATION OF WHATSOEVER NATURE OR USE FOR ANY OTHER PURPOSE THAN PROVIDED IN THIS DOCUMENT OF ANY INFORMATION CONTAINED IN THIS DOCUMENT AND ITS ANNEXES IS SUBMITTED TO ST PRIOR EXPRESS AUTHORIZATION. ANY UNAUTHORIZED REVIEW, USE, DISCLOSURE OR DISTRIBUTION OF SUCH INFORMATION IS EXPRESSLY PROHIBITED.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners

© 2013 STMicroelectronics - All rights reserved.

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com